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I571 ABSTRACT 
Method and apparatus for demodulating binary-phase 
modulated signals recorded on a magnetic stripe on a 
card as the card is manually inserted into a card 
reader. Magnetic transitions are sensed as the card is 
read and the time interval between immediately pre- 
ceeding basic transitions determines the duration of a 
data sampling pulse which detects the presence or ab- 
sence of an intermediate transition pulse indicative of 
two respective logic states. The duration of the data 
sampling pulse is approximately 75 percent of the pre- 
ceeding interval between basic transitions to permit 
tracking succeeding time differences in basic transi- 
tion intervals of up to approximately 25 percent. 
6 Claims, 13 Drawing Figures 
I;pAN5lT/oN PULSLSESREAM 
34 1 
https://ntrs.nasa.gov/search.jsp?R=20080004074 2019-08-30T02:08:49+00:00Z
U.S. Patent oct. 26, 1976 Sheet '1 of 2 3,988,688 
f 2 4  i f-44 I -  
L W  
MAGNETIC srwf 
7.2AN5IUON PUL5. SMEAM 
r----A 
-??4 
'52 
' 1 4- bY' 
BO 
U.S. Patent oct. 26, 1976 Sheet 2 of 2 3,988,688 
1 I ---- SAMPLE-h'Of D 
1 CI 
3,988,688 
1 L 
data will be correctly detected. Thus, the only limiting 
DEMODULATOR FOR BINARY-PHASE criteria for correctly detecting data is that the time 
MODULATED SIGNALS HAVING A VARIABLE intervals between succeeding basic transition pulses do 
CLOCK RATE not vary by more than 25percent. It has been found 
5 that this criteria permits correct detection of data at 
ORIGIN OF THE INVENTION any practical rate of card insertion into a reader 
The invention described herein was made in the per- equipped with the demodulation system of the present 
formance of work under a NASA contract and is sub- invention will “track ”the varying data reading rate. 
ject to the provisions of Section 305 of the National These and other features of the demodulation system 
Aeronautics and Space Act of 1958, Public Law 10 of the present invention are described in more detail 
85-568 (72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates generally to demodula- 
tion of binary-phase modulated signals having a vari- 
able clock rate and, more particularly, to a demodula- 
tion technique for recovering data from a magnetically 
encoded strip on a card as the card is manually inserted 
into a card reader at a variable insertion speed. 
. 
2. Decription of the Prior Art 
In the field of magnetic card readers, two basic tech- 
niques have been utilized in the prior art. A first tech- 
nique is to provide the data on a single magnetic track 
and to provide a means, such as a motor drive, to move 
the card past a reading head at a uniform rate which 
matches an internal data reading clock to the rate at 
which data is encoded on the magnetic stripe. Card 
readers utilizing this technique require regulated motor 
drives and card reading mechanisms which are rela- 
tively costly both initially and to maintain. 
A second basic prior art technique is to provide a 
card reader in which the card is manually inserted and 
to provide a second synchronizing clock track on the 
card which synchronizes the internal data reading 
clock with the rate at which the card is inserted into the 
reader. This technique is also costly in that, not only 
are two magnetic tracks required, but two data reading 
heads are necessary to detect both the recorded data 
and the recorded clock synchronizing pulses. 
Thus, there has long been a need for an asynchronous 
data reading technique which would permit reading 
data from a single magnetic stripe on a card as the card 
was manually inserted into a card reader. The present 
invention satisfies that need. 
SUMMARY OF THE INVENTION 
The present invention provides a demodulating sys- 
tem for recovering data recorded on a magnetic stripe 
or the like as that data is asynchronously read from the 
magnetic stripe such as when the recording media is 
manually inserted into a reading mechanism. In the 
presently preferred embodiment of the invention, the 
data is recorded utilizing binary-phase modulated sig- 
nals on a magnetic stripe and magnetic transitions on 
the stripe are sensed and utilized to generate corre- 
sponding transition pulses at a basic time interval. The 
presence or absence of an intermediate transition pulse 
between basic transition pulses is indicative of one of 
two respective logic states. 
To sense the intermediate pulses, a data sampling 
pulse is generated at the occurrence of each basic tran- 
sition pulse. The sampling pulse has a duration of ap- 
proximately 75 percent of the time interval between 
below. 
DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of the overall demodulating 
FIG. 2 is a diagramatic view of a card and the format 
of the data carrying magnetic stripe thereon; 
FIG. 3 is a functional block diagram illustrating the 
operation of the demodulator technique; 
FIG. 4 is an illustrative timing diagram illustrating the 
relationship between the basic transistion interval 
pulses and the data sampling pulse; and 
FIGS. 5 through 13 are illustrative waveforms ap- 
pearing at various points in the functional block dia- 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
15 system of the present invention; 
20 
25 gram of FIG. 3. 
Turning now to the drawings, particularly FIGS. 1 
30 and 2 thereof, the presently preferred embodiment of 
the demodulation system of the invention is intended 
for use in recovering data encoded on a magnetic stripe 
20 on a plastic card 22 such as a conventional credit 
card, or the like. To read the data, the card 22 is manu- 
35 ally inserted into a card reader 24 where the encoded 
data is recovered utilizing conventional reading tech- 
niques. The encoded data is fed through a line 26 to a 
demodulator 28 which converts the endoded data into 
a serial data stream which is in turn transferred though 
40 a line 30 to data utilization circuits 32. Along with the 
data stream on line 30, the demodulator 26 generates a 
synchronizing clock pulse stream on a line 34 which is 
also transmitted to the data utilization circuits 32. 
As the card 22 is manually inserted into the card 
45 reader 24, the rate at which the card is inserted may 
vary and, consequently, the rate at which encoded data 
is read is also variable. As the data encoded on the 
stripe 20 does not have synchronizing clock pulses 
associated with it, the demodulator 28 must receive the 
50 encoded data with a varying data rate and correctly 
55 
60 
ihe preceeding basic transition pulses. Therefore, the 65 
following basic transition pulse can occur at approxi- 
mately -k or - 25 percent of the preceeding basic time 
interval and the intermediate pulse and corresponding 
decode or demodulate the variable data into a data bit 
stream and synchronizing clock pulses so that the data 
may be utilized by the conventional circuits 32. While 
the data bit stream on line 30 also has a variable rate, 
it should be appreciated that the synchronizing clock 
pulses on line 34 permit the serial transfer of the data 
into the conventional circuits 32 where further process- 
ing may be done. 
The data on the magnetic stripe 20 on the card 22 is 
arranged in accofdance with a conventionally accepted 
format for such cards in that the magnetic stripe in- 
cludes approximately ten synchronizing bits (not 
shown), which serve to develop an internal starting rate 
for the data tracking clock within the demodulator 28. 
Following the synchronizing bits, the conventional for- 
mat includes a START OF CARD (SOC) character 36 
which is in turn followed by seventeen data characters 
38 generally having four information bits and one par- 
. 
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ity bit. Following the seventeen data characters 38, an the NAND gate 62 is then a transition pulse stream VZ, 
END OF CARD (EOC) character 40 and a LON- as illustrated in FIG. 6, with a positive going pulse for 
GITUDINAL-REDUNDANT-CHECK (LRC) charac- each transition of the binary-phase signal V1 shown in 
ter 42 indicates the end of the information encoded on FIG. 5. 
the magnetic stripe 20. The transition pulse stream Vz is applied as one input 
The data on the stripe 20 is encoded in accordance to NAND gate 64. NAND gate 64 is enabled only to 
with a conventional binary-phase modulation tech- pass transition pulses occurring at the basic transition 
nique in which one logical state is recorded as a signal pulse rate, will be described in further detail below. 
having a particular repetition rate of frequency (F)  and The basic transition pulses appearing as the output of 
a second logical state is recorded as a signal having a 10 the NAND gate 64 on line 68 are applied to the nega- 
repetition rate of frequency which is twice that of the tive input of a monostable multivibrator 70, the output 
basic rate (2F). When such a signal is read by a card of which is applied through line 72 to the positive input 
reader 24, for example, the signal has the characteris- of another monostable multivibrator 74. The output of 
tics of the signal VI illustrated in FIG. 5. In the signal the monostable multivibrator 70 is designated the “A” 
shown in FIG. 5, the 0 logical state is indicated by a 15 clock V3 appearing in FIG. 7 and the output of the 
signal which has transitions occuring at a time interval multivibrator 74 is designated the “B”clock signal V4 
T and the 1 logical state is indicated by an intermediate and illustrated in FIG. 8. The initiation of the B clock 
transition at an interval T/2. In interpreting this signal, signal occurs at the end of A clock signal. Both clock 
it can be seen that, if the basic time interval between signals are approximately 6 microseconds long as de- 
transitions (T) can be determined, the logical 0 state is 20 termined by the triggered periods of the multivibrators 
represented by the fact that no intermediate transition 70 and 74. The A and B clock signals, therefore se- 
occurs between transitions and the logical 1 is indi- quentially follow the basic transition pulses on line 68 
cated by an intermediate transition between the basic and are used for clocking the remaining signal process- 
transition times. However, as can be seen in the signal ing in the data detector 50. Referring to FIG. 1, either 
diagram of FIG. 5, the basic time interval between 25 the A or B clock signals may be utilized, depending on 
transitions (T) is not uniform due to the fact that the the particular application, as the control clock on line 
card 22 may be inserted into the card reader 24 at a 34 for further use by the data utilization circuits 32. 
varying rate. The B clock pulse on line 34 is applied to a resetting 
The demodulator 28 of the present invention, re- input of a ramp generator 78, the output of which on 
ceives the binary-phase signal ( Vl), determines and 30 line 80 is the ramp signal V5 illustrated in FIG. 9. The 
tracks the basic transition internal T over a wide range ramp signal V5 is applied to the input of a sample and 
of values and determines the 0 or 1 logical state of the hold circuit 82 and to the positive input of a compara- 
encoded data. In accomplishing these ends, the demod- tor 84. The transfer control of sample-hold circuit 82 
ulator 28 of FIG. 1 includes a transition detector 44 on line 86 is controlled by the A clock signal which 
which detects each transition in the binary-phase signal 35 transfers and holds the instantaneous ramp signal V5 
VI and produces a transition pulse stream Vz on a line immediately prior to resetting of the ramp generator by 
46. The transition pulse stream on line 46 is applied the B clock signal. The output of the sample-hold cir- 
both to a control clock generator 48 and to a data cuit 82 on line 88 is then the sample-hold signal v6 as 
detector 50. The control clock generator 48 senses and shown in FIG. 10. It will be appreciated that the held 
tracks the basic transition interval and applies corre- 40 voltage is dependent upon the time over which the 
sponding clock pulses to the data detector 50 via line ramp generator 78 operates and thus is dependent 
34. The data detector 50 senses any intermediate tran- upon the time interval T between basic transition 
sition pulses which indicate the logic state of 1 as dis- pulses. Thus, as shown in FIG. 10, as the basic time 
cussed above. interval T decreases, the held voltage decreases. The 
The data output (V9, FIG. 13) of the data detector 50 45 held voltage on line 88 is therefore dependent upon the 
is therefore either a 0 voltage level or a 1 voltage level time interval T between the last two immediately pre- 
on the line 30 which is applied to the data utilization ceeding basic transition pulses of the transition pulse 
circuits 32. The basic clock pulses on line 34 are also stream Vz. 
available to the data utilization circuits 32 so that the The output v6 of the sample-hold circuit 82 on line 
voltage levels on line 30 may be correctly interpreted 50 88 is applied to a voltage divider including resistors R1 
by the conventional circuitry. Thus, the logical voltage and R2 with the resistor tap being connected through a 
levels V9 on line 30 and the clock pulses on line 34 line 90 to the negative input of a comparator 84. For 
serially define the demodulated data, which is ready for the presently preferred embodiment of the invention, 
use in the conventional utilization circuits 32. the ratio of resistors R1 and R2 is such that the voltage 
A functional block diagram of the circuitry utilized in 55 level on line 90 is approximately 75 percent of the 
the presently preferred embodiment of the demodula- output voltage of the sample-hold circuit 82 on line 88. 
tion system of the invention. is shown in FIG. 3. The The ramp signal V5 on line 80 is connected to the posi- 
binary-phase modulated signal V1 (FIG. 5) is applied as tion input of the comparator 84 and its operation is 
the input on a line 26 to opposite polarity inputs 50 and such that the comparator output on line 92 appears as 
52 of a respective pair of mono-stable multivibrators 54 60 a data sampling signal V7 as shown in FIG. 11 whenever 
and 56. The multivibrators 54 and 56 have relatively the ramp signal V5 is less than the tap voltage on line 
short triggered time periods of afproximately 6 micro- 98. Thus, the data sampling signal V7 on line 92 is 
seconds and their low outputs (Q) 58 and 68 are con- present for approximately 75 percent of the time inter- 
nected as inputs to a NAND gate 62. In this configura- val between the immediately preceeding basic transi- 
tion, the NAND gate 62 functions as an OR gate so that 65 tion pulses. This is illustrated in FIG. 4 in which a tran- 
its output is a combination of positive going transition sition pulse 94 initiates the beginning of a data sam- 
pulses representing either a positive or negative going pling pulse 96 which occurs for approximately 75 per- 
transition of the binary-phase signal VI. The output of cent of the immediately preceeding basic time interval. 
5 
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Thus, the next basic transition pulse 98 may occur up 
to 25 percent sooner than the last basic transition pulse 
interval. I claim: 
The data sampling signal V7 is applied to the second 1. A demodulator for binary-phase modulated signals 
input of an NAND gate 66 which enables that gate 5 having a variable clock rate, the signals including basic 
the scope of the invention is not to be limited except by 
the claims. 
during the interval the data sampling signal is on and 
the sampling signal is also applied through an inverter 
100 to the second input of the NAND gate 64 which 
disables that gate during the time the data sampling 
signal is on. Therefore any intermediate transition 
pulses appearing on the transition pulse stream V2 dur- 
ing the time the data sampling signal is on are permitted 
to pass through the gate 66 but are blocked from pass- 
ing through the gate 64. When the data sampling signal 
V7 is off, the opposite case holds and the basic transi- 
tion pulses are blocked from passing through the gate 
66 but are permitted to pass through the gate 64 to the 
timing multivibrators 70 and 74. 
transiiions between two possible signal states spaced at 
basic time intervals of approximately equal length, and 
intermediate transitions between selected adjacent 
ones of the basic transitions, to represent binary digits 
of coded data, said demodulator comprising: 
sensing means for sensing transitions of said modu- 
lated signals in either direction between the two 
possible signal states; 
clock means connected to said sensing means for 
generating control clock pulses corresponding in 
time to the occurrence of the basic transitions in 
said modulated signals; and 
data detection means connected to said sensing 
Referring to FIG. 4, an intermediate transition pulse 2o means for detecting intermediate transitions occur- 
ring between control clock pulses, said intermedi- 
ate transitions being indicative of one logic state 
and the lack of said intermediate transitions being 
indicative of a second logic state, said data detec- 
tion means including timing means for measuring 
the times between successive basic transitions, and 
circuit means coupled with said timing means, for 
enabling detection of said intermediate transitions 
immediately after each basic transition and inhibit- 
ing detection of said intermediate transition after a 
predetermined percentage of the time interval be- 
tween the two immediately preceding basic transi- 
tions; 
whereby said clock means and said data detection 
means operate to detect basic and intermediate 
transitions, respectively, even when the basic time 
interval between basic transitions varies substan- 
tially in length. 
2. A demodulator in accordance with claim 1 
102 occuring during the time when the data sampling 
pulse 96 is on will pass through the gate 66 as a data 
signal V8 illustrated in FIG. 12 to an input to a flip-flop 
101 with its Q output connected to a latch consisting of 
two cross-coupled NAND gates 104 and 106. Should a 25 
second transition pulse occur, the 0 output of flip-flop 
101 will generate a reset signal. It will be appreciated 
that the intermediate transition pulse 102 may occur at 
any time during the time the data sampling signal V7 is 
on, but it is dependent upon the time interval between 3o 
the initiating basic transition pulse 94 and the next 
following basic transition pulse 98. Thus, the next basic 
transition 98 may occur at a time approximately 25 
percent later than the last preceding time interval and 
the intermediate transition pulse 102 will still be within 35 
the data sampling signal time and therefore be de- 
tected. 
When the next basic transition pulse 98 occurs, the Q 
signal of multivibrator 74 is connected through a line 
108 to a resetting inmt of the latch. Thus, the data 40 wherein: . -  Y .  
output signal V9 on line 110 appears as shown in FIG. 
13 in which a 0 logic level appears as a no voltage 
condition while a 1 logic level appears as a step voltage 
for a predetermined time period dependent upon the 
basic transition pulse rate. The combination of the A or 45 
B clock signals V3 or V4 and the data output signal V8 
therefore fully defines the recovered data and its clock 
rate for use by the data utilization circuits 32 shown in 
FIG. 1. 
the time interval between basic transition pulses may 
increase or decrease by 25 percent between pulses and 
the demodulation system of the present invention will 
track that change in pulse rate and also recover the 
data in the form of the occurrence or non-occurrence 55 
of an intermediate transition pulse during the time that 
the data sampling pulse is present. Thus, the rate at 
which the data is read by the card reader 25 due to the 
fact that the card 22 is manually inserted may vary 
relatively widely during data reading and the demodu- 60 
lation system of the present invention will track and 
correctly read the data encoded on the magnetic stripe 
20. 
However, while a presently preferred embodiment of 
the invention has been herein described preferred em- 65 
bodiment of the invention has been herein described in 
detail, it should be appreciated that the invention may 
From a consideration of FIG. 3, it can be seen that 50 
said timing means includes 
ramp generator means reset by basic transitions; 
sample-hold means for holding the ramp at its 
and 
value just prior to being reset; 
and said circuit means includes 
voltage divider means for generating a comparison 
voltage which is a predetermined percentage of 
said sample-hold voltage; 
comparison means for comparing said ramp volt- 
age with said comparison voltage to generate an 
inhibit signal when said ramp voltage is equal to 
said comparison voltage; and 
means for detecting said intermediate transitions, 
said detecting means being inhibited by said in- 
hibit signal of said comparison means; 
whereby said ramp generator means generates a sig- 
nal proportional to the time elapsed since the last- 
occurring basic transition, said sample-hold means 
holds a signal proportional to the time interval 
between the two immediately preceeding basic 
transitions, and said voltage divider means, said 
comparison means and said means for detecting 
intermediate transitions all cooperate to enable 
detection of intermediate transitions for the prede- 
termined percentage of the last measured basic 
time interval between basic transitions. 
be practiced in a number of different ways. Therefore, 3. A demodulator as defined in claim 2, wherein: 
3.988.688 
v 
states spaced at basic time intervals of gpproximately 
equal lengths, and intermediate transitions between 
selected adjacent ones of the basic transitions, to repre- 
sent binary digits of coded data, said method compris- 
ing the steps of: 
sensing basic and intermediate transitions of said 
modulated signals; 
generating control clock pulses corresponding to the 
basic time interval between said basic transitions; 
and 
detecting intermediate transitions occurring between 
control clock pulses, said intermediate transitions 
being indicative of one logic state and the lack of 
said intermediate transitions being indicative of a 
second logic state,' and said detecting step includ- 
ing generating a data sampling signal initiated with 
each basic transition, the duration of said sampling 
signal being a predetermined percentage of the 
basic time interval between the two immediately 
preceeding basic transitions, said intermediate 
7 8 
said predetermined percentage is approximately 75 
4. A method for demodulating binary-phase modu- 
lated signals having a variable clock rate, the signals 
including basic transitions between two uossible signal 5 
transitions being detectable for the duration of said 
5. The method defined in claim 4, wherein said step 
percent. data sampling signal. 
of generating a data sampling signal includes: 
generating a ramp signal which is reset by each basic 
transition; 
sampling and holding the ramp voltage immediately 
prior to resetting said ramp voltage; 
applying a fixed percentage of said held voltage to 
one input of a comparing means; and 
applying said ramp voltage to a second input of said 
comparing means, the output of said comparing 
means being said data sampling signal which is 
present whenever said ramp voltage is lower than 
said predetermined percentage of said held volt- 
age ; 
whereby said held voltage represents the basic time 
interval between the two immediately preceding 
basic transitions, and said ramp voltage represents 
the time elapsed since the occurrence of the last- 
occurring basic transition. 
15 
20 
6. The method defined in claim 5 wherein: 
said predetermined percentage is 75 percent. 
25 * * * * *  
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